[press-release] EdgeCortix and PALTEK jointly exhibit at Artificial Intelligence/AI EXPO 2021

Communications officer
Mar 31 · 5 min read

Exhibiting the latest EdgeCortix AI processor hardware IP and AI development kit for FPGAs at AI EXPO 2021 in Tokyo.

EdgeCortix Inc. (Headquarters: Shinagawa-ku, Tokyo, CEO: Sakyasingha Dasgupta, hereafter called “EdgeCortix”) will be presenting for 3 days from April 7th (Wednesday) to April 9th (Friday) 2021, at the “5th AI / Artificial Intelligence EXPO [Spring]” to be held at Tokyo Big Sight Aomi exhibition hall. At this event, we will jointly exhibit with PALTEK Corporation (Headquarters: Kohoku-ku, Yokohama, President: Tadahito Takahashi, Securities code: 7587, hereafter called “PALTEK”).

The exhibition will demonstrate a preview of EdgeCortix’s latest hardware IP for FPGA’s, Dynamic Neural Accelerator® DNA-F400 and the MERAcompiler. The DNA-F400 is a new product in EdgeCortix’s Dynamic Neural Accelerator F-series IP family for low-latency deep neural network (DNN) inference applications on FPGAs. It is specially designed for Xilinx Alveo™ U50 / U50LV Adaptive Accelerator Cards that support HBM. DNA-F400 (7.48 INT8 TOP/s at 300MHz) and its predecessor DNA-F200 (3.7 INT8 TOP/s at 300MHz) are high-performance convolutional neural network (CNN) inference IPs with ultra-low latency and high energy efficiency ideal for high throughput streaming data applications at the edge.

The DNA-F-series IP will be demonstrated together with the MERA™ compiler and software toolkit. This enables deployment of deep neural networks designed with popular machine learning frameworks such as PyTorch and TensorFlow-lite to FPGAs with minimal effort. MERA enables machine learning engineers to optimize and run networks designed for CPUs or GPUs, with INT8 bit quantization out of the box on the DNA IP implemented on Xilinx Alveo or Ultrascale+ MPSoC FPGAs. The compiler automatically identifies which parts of the neural network can be offloaded to the accelerator and automatically offloads new or unknown operators to the host processor. The MERA compiler also comes with a built-in simulator and interpreter. After compilation, customers can use these tools for performance estimation without testing on the hardware as well as to quantify the impact of INT8 bit quantization on network accuracy.

In addition, PALTEK will demonstrate the Alveo U50 AI Starter Kit equipped with EdgeCortix’s inference engine (DNA-F200) in “CERVO Grasta PALTEK FPGA *¹”. This is equipped with the Xilinx Alveo™ U50 Data Center Accelerator Card *² jointly developed with Applied Co., Ltd. (Headquarters: Fukuoka City, Fukuoka Prefecture, Representative Director: Yoshiharu Oka, Securities Code: 3020, hereinafter called “Applied”). The Alveo U50 AI Starter kit is a development kit that allows customers who want to improve real-time performance for AI applications, to migrate from the GPU-based environments at an early stage.

At the exhibition, the organizer and our company will take individual measures against infectious diseases before serving customers. We appreciate your understanding and cooperation with such measures while visiting us. Further information on such preventive measures is provided by the organizers on the AI EXPO website.

Outline of the exhibition

Main exhibition contents

Alveo U50 AI Starter Kit
“AI Starter Kit” equipped with EdgeCortix’s AI inference engine on “CERVO Grasta PALTEK FPGA” jointly developed by PALTEK and Applied. Exhibiting solutions that can be processed at high speed by edge servers, such as high-resolution object recognition (with neural networks like YOLOv3, SSD) used in security systems and high-resolution single camera based image depth estimation (with large neural networks like Monodepth).

Explanation of technical terms

For details, please see https://bto.applied.ne.jp/c19-c2207.html.

* 2. Alveo ™ U50 Data Center Accelerator Card
Xilinx accelerator card that demonstrates excellent performance for high-speed processing such as deep neural network inference. For more information, please visit https://japan.xilinx.com/products/boards-and-kits/alveo/u50.html.

* 3. DNA-F200
The DNA-F200 (3.7 INT8 TOP/s at 300MHz) is a product of the EdgeCortix Dynamic Neural Accelerator®︎ dataflow architecture-based IP family for deep neural network (DNN) inference applications on Xilinx Alveo FPGAs.

* 4. DNA-F050
DNA-F050 (0.6 INT8 TOP / s at 300MHz) is a product of the EdgeCortix Dynamic Neural Accelerator®︎ dataflow architecture-based IP family for deep neural network (DNN) inference applications on Xilinx UltraScale +™ MPSoC FPGAs.

*The Xilinx name and Alveo, UltraScale +, Zynq, and other brand names mentioned in this press release are registered trademarks or trademarks of Xilinx in the United States and other countries. All other names belong to their respective owners.
* Dynamic Neural Accelerator® and MERA ™ are registered trademarks or trademarks of EdgeCortix Inc., in Japan and other countries.

About EdgeCortix Inc.

For more information about Edgecortix, please visit https://www.edgecortix.com/.

About PALTEK Corporation

For more information about PALTEK, please visit https://www.paltek.co.jp.

Inquiries regarding this matter

Inside Edgecortix Inc.

This is the official news release site and blog of Edgecortix Inc.

Medium is an open platform where 170 million readers come to find insightful and dynamic thinking. Here, expert and undiscovered voices alike dive into the heart of any topic and bring new ideas to the surface. Learn more

Follow the writers, publications, and topics that matter to you, and you’ll see them on your homepage and in your inbox. Explore

If you have a story to tell, knowledge to share, or a perspective to offer — welcome home. It’s easy and free to post your thinking on any topic. Write on Medium

Get the Medium app

A button that says 'Download on the App Store', and if clicked it will lead you to the iOS App store
A button that says 'Get it on, Google Play', and if clicked it will lead you to the Google Play store