Liz LiinTowards Data ScienceSW/HW Co-optimization Strategy for Large Language Models (LLMs)How to stretch every bit out of your system to run LLMs faster? — best practiceDec 16, 202310
Aditya MohaninTowards AIBut what is inside an AI Accelerator?An Introduction to Systolic Array ArchitectureJul 8Jul 8
Ruban SDatapath: The building blocks of a CPU microarchitectureIt’s like playing with Lego, but they’re logic gates!2d ago2d ago
Brian (Malik) MwambiaUnderstanding 8085 Instruction Set and Assembly Language ProgrammingThe 8085 microprocessor is a fundamental component in the realm of computer architecture, renowned for its versatility and widespread…Apr 1Apr 1
Liz LiinTowards Data ScienceSW/HW Co-optimization Strategy for Large Language Models (LLMs)How to stretch every bit out of your system to run LLMs faster? — best practiceDec 16, 202310
Aditya MohaninTowards AIBut what is inside an AI Accelerator?An Introduction to Systolic Array ArchitectureJul 8
Ruban SDatapath: The building blocks of a CPU microarchitectureIt’s like playing with Lego, but they’re logic gates!2d ago
Brian (Malik) MwambiaUnderstanding 8085 Instruction Set and Assembly Language ProgrammingThe 8085 microprocessor is a fundamental component in the realm of computer architecture, renowned for its versatility and widespread…Apr 1
LearnCompArchCache Coherence: Implementing Core in C++In the last post, we discussed how memory was implemented in C++ code, now let’s see how Core is implemented. Note that this is one of the…2d ago
Raj Prasanna PonnurajinAnalytics VidhyaCUDA — Memory ModelThis post details the CUDA memory model and is the fourth part in the CUDA series.Oct 9, 2020
LearnCompArchCache Coherence: Implementing memoryWe will be focussing on C++ implementation of MOESI protocols now. Let’s begin with Memory component in our system.5d ago
