I am an RTL design engineer with a strong background in Computer Architecture and Digital Logic Design. My research focus area is to improve hardware for AI/ML.