SystemVerilog
SystemVerilog is standardized as IEEE 1800. SystemVerilog is based on Verilog and some extensions. Verilog-1995 and -2001 limit reg variables to behavioral statements such as RTL code. SystemVerilog extends the reg type so it can be driven by a single driver such as gate or module. SystemVerilog names…