Never Design with Block Diagrams Instead of VHDL
Heed the warning and it will save you days in debugging with random error appearances that simply won’t go away with any numbers of repairs and recompilations because you’re simply not recompiling your circuitry!