Archive of stories published by Low Power Assertions for Power Gating Sequece
About
Low Power Assertions for Power Gating Sequece
Power Gating is become the most common strategies in today’s trending nm technologies. Power Intent Designs are dominating the Chip design which needs more verification attention and strategies to verify the intents. So a generic SVA is arrived to verify the PSO sequence.
More information
Editors